


Page 01:	Block Diagram
Page 02:	Platform
Page 03:	CPU-1 ( Host Bus )
Page 04:	CPU-2 ( DDR3L )
Page 05:	CPU-3 ( Display/Reserved )
Page 06:	CPU-4 ( Power )
Page 07:	CPU-6 ( Power & GND )
Page 08:	CPU-5 ( GND )
Page 09:	DDR3L SODIMM 0
Page 10:	DDR3L SODIMM 1
Page 11:	DGPU-1 ( PCI-E Host )
Page 12:	DGPU-2_N14P_Mem Interface
Page 13:	DGPU-3_N14P_FrameA GDDR5 I
Page 14:	DGPU-4_N14P_FrameA GDDR5 II
Page 15:	DGPU-5_N14P_FrameC GDDR5 I
Page 16:	DGPU-6_N14P_FrameC GDDR5 II
Page 17:	DGPU-7 ( Display Interface )
Page 18:	DGPU-8 ( Thermal & GPIOs )
Page 19:	DGPU-9 ( Power & GND )
Page 20:	DGPU-10 ( Power Control )
Page 21:	DGPU-11 ( Power Sequence )
Page 22:	PCH-1 ( HDA/JTAG/SATA )
Page 23:	PCH-2 ( CLK )
Page 24:	PCH-3 ( LPC.SMBUS )
Page 25:	PCH-4 ( DMI.FDI )
Page 26:	PCH-5 ( PCI.LDDI )
Page 27:	PCH-6 ( GPIO.MISC )
Page 28:	PCH-7 ( PCIe.USB )
Page 29:	PCH-8 ( Power )
Page 30:	PCH-9 ( Power )
Page 31:	PCH-10 ( GND )
Page 32:	eDP Connector & Conn/CAM
Page 33:	LED Driver IC/LED_8051
Page 34:	KB/C ( KB3950QFB1 )
Page 35:	Card Reader/TPM
Page 36:	USB 3.0/USB3.1 Conn/ iCharger
Page 37:	HDMI Repeater
Page 38:	DP with Repeater
Page 39:	Audio CODEC/Audio AMP
Page 40:	CPU Fan/BTB CONN
Page 41:	INTEL Clarkville LAN(217LM)
Page 42:	HDD With Repeater
Page 43:	SSD DGPU Fan
Page 44:	WLAN /Camera/ClickPad/FP
Page 45:	M Power
Page 46:	TBT Power 5V->12V
Page 47:	Battery Select/Charger
Page 48:	System Power
Page 49:	+1.35VDIMM/+0.675VRUN
Page 50:	+1.05VRUN / +1.5VRUN
Page 51:	DGPU POWER NVDD
Page 52:	DGPU POWER FBVDD
Page 53:	CPU Power (ISL95812HRZ)
Page 54:	EMI/Impedence
Page 55:	Screw/ME
Page 56:	[A] Audio
Page 57:	[A] USB3.0 CNT-2/-3
Page 58:	[B] LED Board
Page 59:	[C] Power SW Board
Page 60:	Power Delivery Chart
Page 61:	Power on Block Diagram
Page 62:	Power on Sequence
Page 63:	Power down Sequence
Page 64:	TBT_FR_Misc
Page 65:	TBT_FR
Page 66:	FR_PcIe_TBT
Page 67:	Vcc_Vss
Page 68:	TBT_Power
Page 69:	History



SCHEMATIC ANNOTATIONS AND BOARD INFORMATION

Voltage Rails

Voltage	Description	Control Signal
PWR_SRC	AC ADAPTER OR BATTERY IN	
+5VALW	5.0V always on power rail	PWR_SRC
+3VALW	3.3V always on power rail	PWR_SRC
+5VSUS	5.0V power rail	SUS_ON
+3VSUS	3.3V power rail	SUS_ON
+1_35VDIMM	1.35V DDR3L power rail (off in S4-S5)	DIMM_ON
+0_675VRUN	0.675V DDR3L Termination voltage (off in S3-S5)	PM_SLP_S3#
+5VRUN	5.0V switched power rail (off in S3-S5)	RUN_ON
+3VRUN	3.3V switched power rail (off in S3-S5 / M0)	RUN_ON
+1_5VRUN	1.5V switched power rail (off in S3-S5)	RUN_ON
+VCC_CORE	1.8V Core Voltage for Processor	EC_ALLSYSPG
+1_05VRUN	1.05V rail for Processor	RUN_ON
NVDD	V Core Voltage for nVIDIA dGPU	NVDD_EN
+3V3_NV	3.3V PEX power rail (off in Optimus OFF)	DGPU_PWR_EN#
FBVDDQ	1.35V FB / GDDR5 power rail (off in Optimus OFF)	FBVDDQ_ON
PEX_VDD	1.05V PLL power rail (off in Optimus OFF)	NVDD_EN

Net Naming Conventions

**Suffix**

# = Active Low Signal

**Prefix**

H = Host


M = DDR Memory

TP = Test Point (does not connect anywhere else)

FB = DGPU VRAM

VIAxxx = Like Test Point, but using VIA.


PCB Footprints



POWER STATES

STATE \ SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+V*ALW	+*VSUS	+*VRUN	Clocks
S0( Full ON)	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3( Suspend to RAM)	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4( Suspend to Disk)	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	ON	OFF	OFF	OFF

Note : WHEN AC MODE , System turn on and +V\*SUS always keep high






# Haswell ( DMI,PEG,FDI )

PEG\_RCOMP  
Width:12 mils  
Spacing:15 mils  
Length:400 mils




# Haswell ( CLK,MISC,JTAG )


SM\_RCOMP\_0/1/2 : 15/20/25/15/20/25  
SM\_RCOMP\_0/1/2 Length max: 500mil



p.11 479493\_479493\_SharkBay\_HSW\_ext\_rev2.0.pdf  
Processor JTAG (TDI, TDO, TMS, TRST#, TCK) signals, PREQ# and PRDY# signals signals have adequate internal bias resistances to support the removal of the external pull up and pull down on the board when debug is no longer needed.




## Haswell ( DDR3L )





# Display/Reserved

DP

HDMI



To eDP Panel



PCI Express* Static x16 Lane Numbering Reversal	
CFG2	1 = Normal operation 0 = Lane numbers reversed.

MSR Privacy Bit Feature	
CFG3	1 = Debug capability is determined by IA32_Debug_Interface_MSR (0xC80) bit[0] setting 0 = IA32_Debug_Interface_MSR (0xC80) bit[0] default setting overridden


eDP enable	
CFG4	1 = Disabled 0 = Enabled

PCI Express* Bifurcation	
CFG[5:6]	00 = 1 x8, 2 x4 PCI Express 01 = reserved 10 = 2 x8 PCI Express 11 = 1 x16 PCI Express

PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training


22uF x 20 /0603  
C11-2267313-T04

+VCC\_CORE




10uF x 4 /0603  
C11-1067333-Y01

+VCC\_CORE



	Haswell	Boardwell
R231	No Stuff	Stuff
C284	No Stuff	Stuff
C271	No Stuff	Stuff
R12	No Stuff	Stuff
R11	No Stuff	Stuff

2014.2.20 Modify for Haswell CPU



Resever For BDW H 2-chips


+VCC\_CORE

95A



HASWELL\_BGA\_E

## Haswell ( POWER )

U1E



4.2 A



2014.2.20 Modify for Haswell CPU

VR\_SVID\_ALERT# R

VR\_SVID\_CLK

VR\_SVID\_DATA

VR\_SVID\_ALERT# 53

VR\_SVID\_CLK 53

VR\_SVID\_DATA 53

VR\_SVID\_ALERT# 53

VR\_SVID\_CLK 53

VR\_SVID\_DATA 53

VR\_SVID\_ALERT# 53

VR\_SVID\_CLK 53

VR\_SVID\_DATA 53

VR\_SVID\_ALERT# 53

VR\_SVID\_CLK 53

VR\_SVID\_DATA 53

VR\_SVID\_ALERT# 53

VR\_SVID\_CLK 53

VR\_SVID\_DATA 53

VR\_SVID\_ALERT# 53

VR\_SVID\_CLK 53

VR\_SVID\_DATA 53

VR\_SVID\_ALERT# 53

VR\_SVID\_CLK 53

VR\_SVID\_DATA 53

VR\_SVID\_ALERT# 53

VR\_SVID\_CLK 53

VR\_SVID\_DATA 53

CLK and DATA Misatch 2000mils  
SVID total Length not over 6"

Close to CPU

Close to IMVP

msi

MICRO-STAR INT'L CO.,LTD.

Title

CPU-4 ( Power )

Size

Document Number

MS-16H3

Date:

Tuesday, May 20, 2014

Sheet

6


of

69

Rev



0B


## Haswell ( Power & GND )





Haswell ( GND )










MICRO-STAR INT'L CO.,LTD.






Title		
CPU-5 ( GND )		
Size	Document Number	Rev
	MS-16H3	0B
Date:	Tuesday, May 20, 2014	Sheet 8 of 69



# SODIMM#A



# SODIMM#B




















## IFP A/B LVDS Dual Link




## IFP E/F Dual Link TMDS DVI-I




## IFP D Dual Mode DP



## IFP C Native HDMI OR DP





## DAC A VGA









# DGPU\_Power Control






## Discharge Circuit




20140303 add



## PEX\_VDD



GPU POWER ON SEQUENCE



NOTES: The ramp time for any rail must be more than 40 us.  
The total time for all rails to ramp up should be within 6ms.  
A power rail has to ramp up to 90% before the next rail in sequence can start ramping up.  
No signal should be applied to the GPU before the power rails are fully ramped


NOTES: For optimus system, VDD33 usually drops down earlier than NVVDD and FBVDDQ.  
NOTES: All rails must be powered off within 10 ms from the first rail powering off.

GC6 TIMING


	Min	Max	Unit	Description
T1	0	10	mS	GPU asserts toggle request to GB_CLAMP assertion
T2	0	1	mS	Assertion of FB_CLAMP to de-assertion of toggle request
T3	0	10	mS	De-assertion of toggle request to GPU PWR_EN=0
T4	0.01	1	mS	PEX reset assertion to GPU PWR_EN de-assertion
T5	0.1	5	mS	GPU power stable to de-assertion of PEX reset
T6	3.3		mS	De-assertion of PEX reset to toggle request assertion
T7	0	1	mS	Assertion of toggle request to de-assertion of FB_CLAMP
T8	0	1	mS	De-assertion of FB_CLAMP to de-assertion of toggle request
T9	TBD	TBD	mS	GPU power enable to GPU ready for normal operation

Notes: \*System designers should minimize T1,T3,T4,T5,T6,and T7 to increase the time spent in GC6.  
This increased GC6 residency will improve both power savings and user experience.  
\*\*If10 ms expires for T1, the GPU will de-assert FB\_CLAMP\_TGL\_REQ# and abort the GC6 entry procedure.  
FB\_CLAMP should never assert outside an FB\_CLAMP\_TGL\_REQ# handshake.

GC6 ENTRY SEQUENCE (NOT support)




GC6 EXIT SEQUENCE



# Lynx Point ( HDA/JTAG/SATA )

SKU	High Speed SATA I/O Ports					
	SATA-0	SATA-1	SATA-2	SATA-3	SATA-4	SATA-5
HM87	GEN3	GEN3	GEN2	GEN2	GEN3	GEN3
HM86	GEN2	N/A	GEN2	N/A	GEN3	GEN3




**SPK** The Signal has a weak internal pull-down  
Note: the internal pull-down is disabled after PLTRST# deasserts.  
If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode  
(Panther Point will disable the TCO Timer system reboot feature)



# Lynx Point ( Clock )


PCIe devices or addin cards that do NOT support CLKREQ# functionality should not route this signal to PCH.  
Intel recommends terminating PCIeCLKRQx# pin on PCH with 10 kΩ ±10% external pull-up resistor instead of No Connect.  
Only PCIeCLKRQ[2:1]# on PCH are core well powered. All other PCIeCLKRQx# are suspend well powered.





2014.2.17 Add

The CLKREQ# function can be disabled via intel management engine FW .Please refer to INTEL ME FW Bring up guide for configuring/disabling CLKREQ#

## 3 OF 11



## Lynx Point ( DMI,FDI )



```
2014.3.2 NON AMT
non-AMT R793 stuff
ANT
R793 unstuff
```

EC delay 99ms


20140306 modify

APWROK  
not supporting Intel AMT , it can be connected to PWROK

GPIO31 : If not used,require pull up +3VSUS

DSWVRMEN - On Die DSW VR Enable  
HIGH : Enable internal 1.05V regulator  
LOW : Disable


DPWROK  
Without deep s4/s5 support tied together with RSMRST#



**GPIO Setting : Ref 486708\_LPT\_EDS Section2.18**

PLL ON DIE VR_ENABLE	
GPIO62	Internal pull high (Enable)
	Low: Disable

# Lynx Point ( PCI,DDI )




# Lynx Point ( GPIO,MISC )

## GPIO Setting : Ref 486708\_LPT\_EDS Section2.24

PLL ON DIE VR_ENABLE	
GPIO28	Internal pull high (Enable)
	Low: Disable


公板100R  
empty



# Lynx Point ( PCIE,USB )

Intel Lynx Point ECHI USB(2.0) debug transport 需接Port1 or Port9



2014.2.24 Modify to four lanes TBT



USB			
USB 2.0	USB 3.0	Device	Note
0	1	USB 3.0 Port 1	16H3A
1	2	USB 3.0 Port 2	16H3A
2			
3			NC
4			NC
5			NC
6			NC
7		EPF021	3 色KBC
8	3	USB 3.0 Port 5	16H31
9	4	USB 3.0 Port 6	no use
10		WLAN	
11		WebCam	
12		SECOND DISPLAY	
13			NC


HM86 沒USB3.0 PORT 5, 6

## Lynx Point ( Power )








# Lynx Point ( Power )





20140125 modify

20140129 modify




# Lynx Point ( GND )




MICRO-STAR INT'L CO.,LTD.

Title			PCH-8 ( GND )	
Size	Document Number		MS-16H3	
Date:	Tuesday, May 20, 2014	Sheet	31	of 69
Rev			0B	


## Pannel Device Logic Power




## Backlight



## Hall Switch



## eDP CONN




20140506 add for RF




## LCD Module Pin Define

Pin No	Symbol	Description
1	WP	EEPROM Write Protect(Keep open)
2	H_GND	High Speed Ground(0V)
3	eDP_Rx_3N	Complement Signal Link Lane 3
4	eDP_Rx_3P	True Signal Link Lane 3
5	H_GND	High Speed Ground(0V)
6	eDP_Rx_2N	Complement Signal Link Lane 2
7	eDP_Rx_2P	True Signal Link Lane 2
8	H_GND	H_GND
9	eDP_Rx_1N	Complement Signal Link Lane 1
10	eDP_Rx_1P	True Signal Link Lane 1
11	H_GND	H_GND
12	eDP_Rx_0N	Complement Signal Link Lane 0
13	eDP_Rx_0P	True Signal Link Lane 0
14	H_GND	H_GND
15	eDP_AUX_CH_P	True Signal Aux Channel
16	eDP_AUX_CH_N	Complement Signal Aux Channel
17	H_GND	H_GND
18	LCD_VCC	LCD logic and driver power
19	LCD_VCC	LCD logic and driver power
20	LCD_VCC	LCD logic and driver power
21	LCD_VCC	LCD logic and driver power
22	TEST	LCD Test Port
23	LCD_GND	LCD logic and driver ground(0V)
24	LCD_GND	LCD logic and driver ground(0V)
25	LCD_GND	LCD logic and driver ground(0V)
26	LCD_GND	LCD logic and driver ground(0V)
27	eDP_HPDP	HPD signal pin
28	BL_GND	Backlight ground(0V)
29	BL_GND	Backlight ground(0V)
30	BL_GND	Backlight ground(0V)
31	BL_GND	Backlight ground(0V)
32	BL_ENABLE	Backlight enable
33	BL_PWM_DIM	System PWM signal input
34	SDA	I2C-bus Data
35	SCL	I2C-bus Clock
36	BL_PWR	Backlight power (5~21V)
37	BL_PWR	Backlight power (5~21V)
38	BL_PWR	Backlight power (5~21V)
39	BL_PWR	Backlight power (5~21V)
40	HSYNC	HSYNC output from Tcon

Place Close eDP Connector  
Reserve for EMI




## LED 8051 Controller



LED Keyboard Pin Define	
Pin 1	VCC_G
Pin 2	VCC_R
Pin 3	VCC_B
Pin 4	LED1_B
Pin 5	LED1_R
Pin 6	LED1_G
Pin 7	LED2_B
Pin 8	LED2_R
Pin 9	LED2_G
Pin 10	LED3_B
Pin 11	LED3_R
Pin 12	LED3_G




CARD READER\_RT55170



Pin#	Name	I/O Type	Description
1	RREF	I	Connect external resistor (6.2K ± 1%) to reference ground
2	DM	I/O	USB D- signal
3	DP	I/O	USB D+ signal
4	3V3_IN	I	3.3V power input
5	CARD_3V3	O	3.3V power for all cards
6	SDREG	O	Internal regulator for SD card. An external capacitor should be connected
7	XD_CD#	I	xD Card Detect (xD_CD#)
8	SP1	I/O	xD Ready Signal (xD_RDY#), SD Write Protect (SD WP) and MS Clock (MS_CLK)
9	SP2	I/O	xD RE# and MS Card Detect (MS_INS#)
10	SP3	I/O	xD CE# and SD Data 1 (SD_DAT1)
11	SP4	I/O	xD_CLE, SD Data 0 (SD_DAT0) and MS Data 7 (MS_D7)
12	SP5	I/O	xD ALE, SD Data 7 (SD_DAT7) and MS Data 3 (MS_D3)
13	SP6	I/O	xD_WE# and SD Card Detect (SD_CD#)
14	SP7	I/O	xD Write Protect (xD_WP), SD Data 6 (SD_DAT6) and MS Data 6 (MS_D6)
15	SP8	I/O	xD Data 0 (xD_D0), SD Clock (SD_CLK) and MS Data 2 (MS_D2)
16	SP9	I/O	xD Data 1 (xD_D1), SD Data 5 (SD_D5) and MS Data 0 (MS_D0)
17	GPIO0	I/O	General purpose input/output with interrupt ability
18	SP10	I/O	xD Data 2 (xD_D2) and SD command signal (SD_CMD)
19	SP11	I/O	xD Data 3 (xD_D3), SD Data 4 (SD_DAT4) and MS Data 4 (MS_D4)
20	SP12	I/O	xD Data 4 (xD_D4), SD Data 3 (SD_DAT3) and MS Data 1 (MS_D1)
21	SP13	I/O	xD Data 5 (xD_D5), SD Data 2 (SD_DAT2) and MS Data 5 (MS_D5)
22	SP14	I/O	xD Data 6 (xD_D6) and MS BS
23	XD_D7	I/O	xD Data 7 (xD_D7)
24	V18	O	Regulated supply voltage (1.8V ± 10%) from internal 3.3V to 1.8V regulator; supplies internal digital circuits. An external capacitance should be connected

For EMI and Close to RT55170



TPM




## USB 3.0 / iCharger

### USB3.0 CNT-1



USB3.0 Port-5  
USB2.0 Port-8




## PCIE to USB 3.1





20140505add



20140312 add




## USB 3.1 Port 1





### USB3.0 CNT-1

USB3.0 Port-6  
USB2.0 Port-9






## HDMI Repeater




An HDMI Source shall have +5V Power signal over-current protection of no more than 0.5A.

HPD\_SNK Internal PD 150kohm





ADDR1 (CFG)	ADDR0 (EQ)	I2C control bus address (Internal pull down at ~150kΩ, 3.3V I/O)
0	0	0x4C / 4D (default)
0	1	0x5C / 5D
1	0	0xCC / CD
1	1	0xEC / ED


## Avoid HDMI Leakage



# Display Port




3 Level Input:  
L: LOW  
H: HIGH  
M: VDD33/2, connect both pull-up and pull-down resistors



Configuration pin for automatic EQ and AUX interception; Internal pull down at ~150k Ohm, 3.3V I/O.  
L: default, automatic EQ enable & AUX interception enable  
H: automatic EQ disable & AUX interception enable  
M: automatic EQ disable & AUX interception disable, no pre-emphasis, 600mVpp swing










Configuration pin for auto test and input offset cancellation, 3.3V IO, internal pull up at ~150K Ohm  
H: default, auto test disable & input offset cancellation enable  
L: auto test enable & input offset cancellation enable  
M: auto test disable & input offset cancellation disable

Programmable input equalization levels; Internal pull down at ~150k Ohm, 3.3V I/O.  
L: default, LEQ, compensate channel loss up to 12dB @ HBR2  
H: HEQ, compensate channel loss up to 15dB @ HBR2  
M: LLEQ, compensate channel loss up to 5dB @ HBR2




CAD\_SNK Have internal Pull down 1Mohm.  
HPD\_SNK Have internal Pull down 150kohm.  
No problem with Leakage from DP device  
The DP\_PWR and RETURN pins of the box-to-box connectors must support the maximum current rating of 500mA.

## Audio CODEC/Audio AMP




## CPU FAN/BTB CONN


**To 16H3A(Audio CONN/USB3.0)**




**S3 Breath**  
**S0 No active**




**To 16H3B(LED Board)**




## Same Side




## EMI




## EMI




## CPU FAN









**To 16H3C (Power Board)**



# INTEL Clarkville LAN(I218LM)




## +3.3V LAN (132mA)




# HDD (With Repeater)

+3VRUN:80mA




## BTB Connector





## TI SN75LVCP601RTJR HW Setting

DE1/DE2	CH1/CH2De-Emphasis dB (at 6Gbps)	EQ1/EQ2	CH1/CH2Equalization dB (at 6Gbps)
NC (default)	-4	NC (default)	0
0	0	0	7
1	-2	1	14
DEW1/DEW2	Device Function → DE Width for CH1/CH2		
0	De-emphasis pulse duration, short (recommended setting when link operates at SATA 1.5/3/6 Gbps)		
1 (default)	De-emphasis pulse duration, long (recommended setting when link operates at SATA 1.5/3 Gbps speed only)		




# SSD/ DGPU FAN

## DGPU FAN




## mSATA SSD 1 (Top/Left Side)



40	NC	No Connect
41	SATA-B+/PERn0	Host receiver differential signal pair
42	NC	No Connect
43	SATA-B-/PERp0	Host receiver differential signal pair
44	NC	No Connect
45	GND	Ground
46	NC	No Connect
47	SATA-A-/PETn0	Host Transmitter differential signal pair
48	NC	No Connect
49	SATA-A+/PETp0	Host transmitter differential signal pair




## WLAN




Pin 1	GND		
Pin 3	USB_D+	Pin 2	3.3V
Pin 5	USB_D-	Pin 4	3.3V
Pin 7	GND	Pin 6	LED1#
Pin 9	Module Key	Pin 8	Module Key
Pin 11	Module Key	Pin 10	Module Key
Pin 13	Module Key	Pin 12	Module Key
Pin 15	Module Key	Pin 14	Module Key
Pin 17	N/C	Pin 16	Module Key
Pin 19	N/C	Pin 18	LED2#
Pin 21	N/C	Pin 20	GND
Pin 23	N/C	Pin 22	N/C
Pin 25	Module Key	Pin 24	Module Key
Pin 27	Module Key	Pin 26	Module Key
Pin 29	Module Key	Pin 28	Module Key
Pin 31	Module Key	Pin 30	Module Key
Pin 33	GND	Pin 32	N/C
Pin 35	PERP0	Pin 34	N/C
Pin 37	PERN0	Pin 36	N/C
Pin 39	GND	Pin 38	Clink Reset (I 3.3V)
Pin 41	PETP0	Pin 40	N/C
Pin 43	PETN0	Pin 42	N/C
Pin 45	GND	Pin 44	N/C
Pin 47	REFCLKP0	Pin 46	N/C
Pin 49	REFCLKN0	Pin 48	N/C
Pin 51	GND	Pin 50	N/C (SUSCLK (32kHz) for DSx)
Pin 53	CLKREQ0#	Pin 52	PERST0#
Pin 55	PEWAKE0#	Pin 54	BT_EN (W_DISABLE2#)
Pin 57	GND	Pin 56	WLAN_EN (W_DISABLE2#)
Pin 59	N/C	Pin 58	N/C
Pin 61	N/C	Pin 60	N/C
Pin 63	GND	Pin 62	N/C
Pin 65	N/C	Pin 64	Reserved
Pin 67	N/C	Pin 66	N/C
Pin 69	GND	Pin 68	N/C
Pin 71	N/C	Pin 70	N/C
Pin 73	N/C	Pin 72	3.3V
Pin 75	GND	Pin 74	3.3V


## CAMERA



### Click Pad



non AMT 2013.3.2  
MPOWER




2014.2.11 for EC ON/OFF,  
from EC OD control.

If Non-AMT, R267 stuff. This block no-stuff  
If AMT, This block stuff, R267 no-stuff






**TBT Power 5V Boost 12V 1A**




# Battery Select/Charger

## Battery Select



## Battery Charger



# System Power

**OCP 13A  
MAX 10A**

**+3VSUS**

**+3VRUN**

**+3VALW**

**+5VSUS**

**+5VRUN**

**+5VALW**

**+3V\_FB**

**+5V\_FB**

**+3V\_RUN**

**+5V\_RUN**

**+3V\_WD**

**+5V\_WD**

**+3V\_ON**

**+5V\_ON**

**+3V\_RST**

**+5V\_RST**

**+3V\_PU**

**+5V\_PU**

**+3V\_DN**

**+5V\_DN**

**+3V\_ST**

**+5V\_ST**

**+3V\_WD**

**+5V\_WD**

**+3V\_ON**

**+5V\_ON**

**+3V\_RST**

**+5V\_RST**

**+3V\_PU**

**+5V\_PU**

**+3V\_DN**

**+5V\_DN**

**+3V\_ST**

**+5V\_ST**

**+3V\_WD**

**+5V\_WD**

**+3V\_ON**

**+5V\_ON**

**+3V\_RST**

**+5V\_RST**

**+3V\_PU**

**+5V\_PU**

**+3V\_DN**

**+5V\_DN**

**+3V\_ST**

**+5V\_ST**

**+3V\_WD**

**+5V\_WD**

**+3V\_ON**

**+5V\_ON**

**+3V\_RST**

**+5V\_RST**

**+3V\_PU**

**+5V\_PU**

**+3V\_DN**

**+5V\_DN**

**+3V\_ST**

**OCP 13A  
MAX 10A**

**+5VSUS**

**+5VRUN**

**+5VALW**

**+3V\_FB**

**+5V\_FB**

**+3V\_RUN**

**+5V\_RUN**

**+3V\_WD**

**+5V\_WD**

**+3V\_ON**

**+5V\_ON**

**+3V\_RST**

**+5V\_RST**

**+3V\_PU**

**+5V\_PU**

**+3V\_DN**

**+5V\_DN**

**+3V\_ST**

**+5V\_ST**

**+3V\_WD**

**+5V\_WD**

**+3V\_ON**

**+5V\_ON**

**+3V\_RST**

**+5V\_RST**

**+3V\_PU**

**+5V\_PU**

**+3V\_DN**

**+5V\_DN**

**+3V\_ST**

**+5V\_ST**

**+3V\_WD**

**+5V\_WD**

**+3V\_ON**

**+5V\_ON**

**+3V\_RST**

**+5V\_RST**

**+3V\_PU**

**+5V\_PU**

**+3V\_DN**

**+5V\_DN**

**+3V\_ST**

**+5V\_ST**

**+3V\_WD**

**+5V\_WD**

**+3V\_ON**

**+5V\_ON**

**+3V\_RST**

**+5V\_RST**

**+3V\_PU**

**+5V\_PU**

**+3V\_DN**

**+5V\_DN**

**+3V\_ST**

**+5V\_ST**


**+3V\_WD**

**+5V\_WD**



**+3V\_ON**

# +1.35VDIMM/+0.675VRUN

## +1.35VDIMM & +0.675VRUN




## Discharge



**+1.05VRUN** 3/2 non AMT  
 AMT PR131 and PR127 stuff  
 non-AMT PR130 and PR126 stuff


**+1\_05VRUN / +1\_5VRUN**

**OCP 13A  
 MAX 10A**



**+1.5VRUN**

**MAX 2A**




DGPU POWER NVVDD

DGPU POWER / UP1642PQAG

CONFIG B  
VBoot:0.9V  
Vmin:0.6V / Vmax:1.2V


EDP-Peak 57A  
EDP-MAX 49A  
EDP-Con 37A



	PR108	PR103	PR104	PR105	PR40	PC130
CONFIG	R1	R2	R3	R4	R5	C
16H3	20K	20K	2K	18K	0	2.7nF
N15P-Q3						

# DGPU POWER FBVDDQ


FBVDDQ






## CPU Power (+VCC\_CORE)

25 CPU\_PWROK <<—●  
34 EC\_ALLSYSPG >>—●




# Impedance Connector No PN

## EMI/ Impedance




## CPU/GPU Holes


MCPU4 H\_R200D150




MCPU2 H\_R200D150




MCPU3 H\_R200D150




MCPU1 H\_R200D150




MGPU2 H\_R276D169\_PB




MGPU4 H\_R276D169\_PB



MGPU1 H\_R276D169\_PB





MGPU3 H\_R276D169\_PB




## EMI

SPRING3  
X\_MECHCU,2.5\*5.5\*0.1mm


SPRING2  
X\_E2M-7213211-RH



SPRING1  
X\_E23-1029060-RH



SPRING4  
X\_E2M-7213211-RH



MYLAR2

E2P-6H23111-Y42  
MYLAR

MYLAR3

E2P-6H22711-Y42  
MYLAR

RUBBER1

E2Y-6H20712-Y40  
RUBBER

RUBBER2

E2Y-6H21312-Y40  
RUBBER

RUBBER3

E2Y-6H21312-Y40  
RUBBER

BRACKET1

307-6H20111-C22  
CPU\_BRACKET

BRACKET2

307-6H20111-C22  
CPU\_BRACKET


BRACKET3

307-6H20211-C22  
GPU\_BRACKET

MYLAR1

E2P-6H22111-Y42  
MYLAR









PCB1




PF0-16H3110-H73

PF0-16H310B-H73


Hannstar: PF0-16H2110-H73  
TRIPOD: PF0-16H2110-T53



M1  
X\_H\_R197D118\_PT\_V3  
H\_R197D118\_PT\_V3




M6  
X\_H\_R197D118\_PT\_V3  
H\_R197D118\_PT\_V3




## Fan Hole

MH4  
H\_R197D91  
X\_ME\_SCREW HOLE




## SSD Stand off


MH2  
H\_R220D146\_PTB  
E2B-16H2020



MH1  
H\_R220D146\_PTB  
E2B-16H2020



MH3  
NPTH157  
X\_NPTH157



UME1

HDMI  
Lable

X\_HDMI'ROYALTY

Y01-RHDMI03-000 G51-LA01678-A09

For MP

UME2

BIOS  
Lable

X\_BIOS\_LABEL

**msi**

MICRO-STAR INT'L CO.,LTD.

Title

**Screw/ME**

Size

Document Number

**MS-16H3**


Rev

**0B**


Date: Tuesday, May 20, 2014

Sheet 55 of 69

# MS-16H2 Power Delivery Chart




# MS-16H2 Power on Block Diagram




Power on Sequence

G3 -> S0




S3-> S0




Power down Sequence

S0 -> G3



	MIN	MAX	Units	Description
Ta	30		us	SLP_S4# assertion to SLP_S5# assertion.
Tb	30		us	SLP_S3# assertion to SLP_S4# assertion.
Tc	40		ns	APWROK de-assertion to VCCASW/VCCSPI rails falling.
Tf		500	ms	SLP_S3# assertion to VCCIN(CPU) rail completely off.
Ti	40		ns	PWROK de-assertion to VCCCore (PCH) rail falling (-5% of nominal value).
Tj	5		us	SLP_S3# assertion to VCCCore (PCH) rails falling (-5% of nominal value).
Tk	-100		ns	DRAMPWROK de-assertion to SLP_S4# assertion
Tn	30		us	PLTRST# assertion to CPUPWRGOOD de-assertion.
Tp	500		us	Last SLP_Sx# or SLP_A# assertion to RSMRST# assertion
Tr	10		us	CPUPWRGOOD de-assertion to PCH clock outputs turning off.
Ts	1		us	PCH Clock outputs turning OFF to SLP_S3# assertion.
Tu	40		ns	RSMRST# assertion to VCCSUS rails falling (-5% of nominal value).
Tw	0		ms	SLP_S3# assertion to PWROK de-assertion.

S0 -> S3











Route PCIe traces  
as 85 Ohm control impedance  
Match inside lanes 5mils  
Match between lanes N/A  
Max lenght 10"



Buffer required due to following reasons:  
1. Avoid leakage when RR is powered off.  
2. Avoid glitches when RR power turns on/off.  
Buffer must be with loff feature  
which disables the outputs,  
preventing damaging current  
backflow through the device  
when it is powered down.

Intel Confidential





# History

## 0B: Hardware part

- 01. Remove All GAP for power parts.
- 02. Add 3V3\_NV part for leakage
- 03. Change cardreader PN.
- 04. Change BTB PN
- 05. Change SPDIF/ Audio Jack PN
- 06. R116 unstuff, R117 stuff.
- 07. R346 unstuff
- 08. Remove SUBWOOFER
- 09. Add one more AMP for SPK

## 0B: Power part

- 01. PR33 2.2Kohm R11-0222T12-W08
- 02. PC29 82pF/50V C11-8201012-W08
- 03. PC30 100pF/16V C11-1011032-W08
- 04. PR34 unstuff
- 05. PC32 unstuff
- 06. PR27 2.7Kohm R11-0272T12-W08
- 07. PR90 8.06Kohm R11-8061T12-W08
- 08. PR32 910Rohm R11-0911T12-W08
- 09. PC27 560pF/16V C11-5611812-W08
- 10. PR31 80.6Kohm R11-8062T12-W08
- 11. PR23 21Kohm R11-0213T12-W08
- 12. PR88 6.8Mohm R11-0685T13-W08
- 13. PR8 453Rohm R11-4530T22-W08
- 14. PC19 unstuff
- 15. PR6 unstuff
- 16. PR140 100Kohm R11-0104T12-W08
- 17. PR145 93.1Kohm R11-9312T12-R01
- 18. PR143 15Kohm R11-0153T12-W08
- 19. PR124 95.3Kohm R11-9532T12-W08
- 20. PR86 28.7Kohm R11-2872T12-W08
- 21. PC69, PC70 change to 1206 package
- 22. PR88 6.8Mohm R11-0685T13-W08